

CLAIMS

What is claimed is:

1. A translator for insertion between a master and one or more slave devices on a one-wire bus comprising:
 - a primary one-wire bus, said primary one-wire bus in digital electrical communication with the master;
 - a secondary one-wire bus, said secondary one-wire bus in digital electronic communication with the one or more slave devices; and
 - a data direction switch for directing the flow of data between said primary one-wire bus and said secondary one-wire bus.
2. The translator of claim 1 wherein said secondary one-wire bus is a first secondary one-wire bus and the translator further comprises a second secondary one-wire bus.
3. The translator of claim 1 further comprising a command parser for decoding a plurality of commands from the master.
4. The translator of claim 3 further comprising data memory wherein data stored in said memory is output on said primary bus in response to at least one command of said plurality of commands.

1 5. An enhanced one-wire bus for the half duplex transmission of serial data between a
2 master and a slave comprising:
3 a translator having a primary interface and a secondary interface;
4 a primary one wire bus in electrical communication with said primary interface and
5 with the master;
6 a secondary one wire bus in electrical communication with said secondary interface
7 and the slave device,
8 wherein,
9 when said translator is in a first operational mode, said primary interface is in
10 electrical communication with said secondary interface such that serial data
11 is communicated from the master to the slave,
12 when said translator is in a second operational mode, said primary interface is in
13 electrical communication with said secondary interface such that serial data
14 is communicated from the slave to the master, and
15 when said translator is in a third operational mode, serial data is not communicated
16 between the master and the slave.

1 6. A method for inserting known data into a serial data stream between a master and a
2 slave device on a one-wire bus including the steps of:

- 3 (a) providing a translator having a primary one-wire bus in electrical
4 communication with the master and a secondary one-wire bus in electrical
5 communication with the slave device, said translator providing interruptible
6 communication between the master and the slave device;
7 (b) decoding a set of commands sent by the master on the primary one-wire bus;
8 (c) in response to one or more commands of said set of commands, interrupting
9 communication between the master and the slave device; and
10 (d) sending known serial data to either the master or the slave device.

11 7. A method for inserting known data into a data stream between a master and a slave
device on a one-wire bus including the steps of:

- 12 (a) providing a primary one-wire bus in electrical communication with the
13 master;
14 (b) providing a secondary one-wire bus in electrical communication with the
15 slave;
16 (c) waiting for a reset pulse on said primary one-wire bus;
17 (d) receiving a ROM command on said primary one-wire bus;
18 (e) determining if said ROM command is a read command, a match command,
19 a search command, or a skip command;
20 (f) if said ROM command is a read command, performing the steps of:

- 12 (i) transmitting a predetermined identifier on said primary one-wire bus;
13 and
14 (ii) returning to step (c)
- 15 (g) if said ROM command is a match command performing the steps of:
16 (i) receiving an identifier on said one-wire bus;
17 (ii) comparing said received identifier to a predetermined identifier; and
18 (iii) proceeding to step (j)
- 19 (h) if said ROM command is a search command performing the steps of:
20 (i) transmitting the first bit of a predetermined identifier having a
21 plurality of bits on said primary one-wire bus;
22 (ii) transmitting the complement of said first bit of said predetermined
23 identifier on said primary one-wire bus;
24 (iii) receiving a bit on said primary one-wire bus; and
25 (iv) comparing said received bit to said first bit of said predetermined
26 identifier;
27 (v) repeating steps (h)(i) through (h)(iv) for each bit of said plurality of
28 bits; and
29 (vi) proceeding to step (j);
- 30 (i) if said ROM command is a skip command proceeding to step (j);
31 (j) receiving a memory command from said primary one-wire bus;
32 (k) receiving a memory address from said primary one-wire bus;

- 33 (l) if said memory command is a read command performing the steps of:
- 34 (i) receiving slave data on said secondary one-wire bus;
- 35 (ii) transmitting said slave data on said primary one-wire bus;
- 36 (iii) repeating steps (l)(i) - (l)(ii) until a reset pulse is received on said
- 37 primary one-wire bus;
- 38 (iii) returning to step (d);
- 39 (m) if said memory command is a write command, performing the steps of:
- 40 (i) receiving slave data on said primary one-wire bus;
- 41 (ii) transmitting said slave data on said secondary one-wire bus;
- 42 (iii) receiving verification data on said secondary one-wire bus;
- 43 (iv) transmitting said verification data on said primary one-wire bus;
- 44 (v) receiving a write pulse on said primary one-wire bus;
- 45 (vi) transmitting a write pulse on said secondary one-wire bus;
- 46 (vii) receiving said slave data on said secondary one-wire bus;
- 47 (viii) transmitting said slave data on said primary one-wire bus;
- 48 (ix) repeating steps (m)(i) - (m)(viii) until a reset pulse is received on said
- 49 primary one-wire bus;
- 50 (x) returning to step (m)(d).